fn7394 rev 1.00 page 1 of 8 december 22, 2004 fn7394 rev 1.00 december 22, 2004 el5412 40mhz rail-to-rail input-output op amp datasheet the el5412 is a low power, hig h voltage rail-to-rail input- output amplifier containing fo ur amplifiers in one package. operating on supplies ranging from 5v to 15v, while consuming only 2.5m a per amplifier, the el5412 has a bandwidth of 40mhz (-3db). it also provides common mode input ability beyond the supply rails, as well as rail-to-rail output capability. this enabl es this amplifier to offer maximum dynamic range at any supply voltage. the el5412 also features fast slewing and settling times, as well as a high output drive ca pability of 65ma (sink and source), continuous current , and 190ma short-circuit current. these features make th is amplifier ideal for high speed filtering and signal conditioning and v com driving applications. other applicati ons include battery-powered and portable devices and anywher e low power consumption is important. the el5412 is available in b oth the 14-pin tssop and 14- pin htssop packages and featur es a standard operational amplifier pinout. they are specified for operation over the ful l -40c to +85c temperature range. features ? 40mhz -3db bandwidth ? supply voltage = 4.5v to 16.5v ? low supply current (per amplifier) = 2.5ma ? high slew rate = 55v/s ? unity-gain stable ? beyond the rails input capability ? rail-to-rail output swing ? 190ma output short current ? pb-free available (rohs compliant) applications ? tft-lcd panels ?v com amplifiers ? drivers for a-to-d converters ? data acquisition ? video processing ? audio processing ? active filters ? test equipment ? battery-powered applications ? portable equipment pinout el5412 (14-pin tssop, 14-pin htssop) top view ordering information part number package tape & reel pkg. dwg. # el5412ir 14-pin tssop - mdp0044 el5412ir-t7 14-pin tssop 7 mdp0044 el5412ir-t13 14-pin tssop 13 mdp0044 el5412irz (see note) 14-pin tssop (pb-free) - mdp0044 el5412irz-t7 (see note) 14-pin tssop (pb-free) 7 mdp0044 el5412irz-t13 (see note) 14-pin tssop (pb-free) 13 mdp0044 el5412ire 14-pin htssop - mdp0048 el5412ire-t7 14-pin htssop 7 mdp0048 EL5412IRE-T13 14-pin htssop 13 mdp0048 note: intersil pb-free products employ special pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are rohs compliant and compatible wit h both snpb and pb-free soldering operations. intersil pb-free pr oducts are msl classified at pb-free peak reflow temperatures that mee t or exceed the pb-free requirements of ipc/jedec j std-020c. - + - + - + - + vs- vs+ vinb+ vinb- voutb vina+ vina- vouta vinc+ vinc- voutc vind+ vind- voutd 1 2 3 4 14 13 12 11 5 6 7 10 9 8
el5412 fn7394 rev 1.00 page 2 of 8 december 22, 2004 important note: all parameters having min/max specifications are guaranteed. typ values are for information purposes only. unles s otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: t j = t c = t a absolute maximum ratings (t a = 25c) supply voltage between v s + and v s - . . . . . . . . . . . . . . . . . . . .+18v input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . v s - -0.5v, v s +0.5v maximum continuous output current . . . . . . . . . . . . . . . . . . . 65ma maximum die temperature . . . . . . . . . . . . . . . . . . . . . . . . . . +125c storage temperature . . . . . . . . . . . . . . . . . . . . . . . .-65c to +150c ambient operating temperature . . . . . . . . . . . . . . . .-4 0c to +85c power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see curves caution: stresses above those listed in ?absolute maximum ratings? may cause permanent damage to the device. this is a stress o nly rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. electrical specifications v s + = +5v, v s - = -5v, r l = 1k ? to 0v, t a = 25c, unless otherwise specified. parameter description conditions min typ max unit input characteristics v os input offset voltage v cm = 0v 3 15 mv tcv os average offset voltage drift (note 1) 7 v/c i b input bias current v cm = 0v 2 60 na r in input impedance 1g ? c in input capacitance 2pf cmir common-mode input range -5.5 +5.5 v cmrr common-mode rejection ratio for v in from -5.5v to 5.5v 50 70 db a vol open-loop gain -4.5v ?? v out ?? 4.5v 60 74 db output characteristics v ol output swing low i l = -5ma -4.92 -4.85 v v oh output swing high i l = 5ma 4.85 4.92 v i sc short-circuit current 195 ma i out output current 65 ma power supply performance psrr power supply rejection ratio v s is moved from 2.25v to 7.75v 60 80 db i s supply current (per amplifier) no load 2.5 3.75 ma dynamic performance sr slew rate (note 2) -4.0v ?? v out ?? 4.0v, 20% to 80% 55 v/s t s settling to +0.1% (a v = +1) (a v = +1), v o = 2v step 120 ns bw -3db bandwidth 40 mhz gbwp gain-bandwidth product 22 mhz pm phase margin 52 cs channel separation f = 5mhz 110 db d g differential gain (note 3) r f = r g = 1k ?? and v out = 1.4v 0.12 % d p differential phase (note 3) r f = r g = 1k ?? and v out = 1.4v 0.17 notes: 1. measured over operating temperature range 2. slew rate is measured on rising and falling edges 3. ntsc signal generator used
el5412 fn7394 rev 1.00 page 3 of 8 december 22, 2004 electrical specifications v s + = +5v, v s - = 0v, r l = 1k ? to 2.5v, t a = 25c, unless otherwise specified. parameter description condition min typ max unit input characteristics v os input offset voltage v cm = 2.5v 3 15 mv tcv os average offset voltage drift (note 1) 7 v/c i b input bias current v cm = 2.5v 2 60 na r in input impedance 1g ? c in input capacitance 2pf cmir common-mode input range -0.5 +5.5 v cmrr common-mode rejection ratio for v in from -0.5v to 5.5v 45 66 db a vol open-loop gain 0.5v ?? v out ?? 4.5v 60 74 db output characteristics v ol output swing low i l = -5ma 80 150 mv v oh output swing high i l = 5ma 4.85 4.92 v i sc short-circuit current 195 ma i out output current 65 ma power supply performance psrr power supply rejection ratio v s is moved from 4.5v to 15.5v 60 80 db i s supply current (per amplifier) no load 2.5 3.75 ma dynamic performance sr slew rate (note 2) 1v ?? v out ?? 4v, 20% o 80% 55 v/s t s settling to +0.1% (a v = +1) (a v = +1), v o = 2v step 120 ns bw -3db bandwidth 40 mhz gbwp gain-bandwidth product 22 mhz pm phase margin 52 cs channel separation f = 5mhz 110 db d g differential gain (note 3) r f = r g = 1k ? and v out = 1.4v 0.30 % d p differential phase (note 3) r f = r g = 1k ? and v out = 1.4v 0.66 notes: 1. measured over operating temperature range 2. slew rate is measured on rising and falling edges 3. ntsc signal generator used
el5412 fn7394 rev 1.00 page 4 of 8 december 22, 2004 electrical specifications v s + = +15v, v s - = 0v, r l = 1k ? to 7.5v, t a = 25c, unless otherwise specified. parameter description condition min typ max unit input characteristics v os input offset voltage v cm = 7.5v 3 15 mv tcv os average offset voltage drift (note 1) 7 v/c i b input bias current v cm = 7.5v 2 60 na r in input impedance 1g ? c in input capacitance 2pf cmir common-mode input range -0.5 +15.5 v cmrr common-mode rejection ratio for v in from -0.5v to 15.5v 53 72 db a vol open-loop gain 0.5v ?? v out ?? 14.5v 60 74 db output characteristics v ol output swing low i l = -7.5ma 80 150 mv v oh output swing high i l = 7.5ma 14.85 14.92 v i sc short-circuit current 180 195 ma i out output current 65 ma power supply performance psrr power supply rejection ratio v s is moved from 4.5v to 15.5v 60 80 db i s supply current (per amplifier) no load 2.5 3.75 ma dynamic performance sr slew rate (note 2) 1v ?? v out ?? 14v, 20% o 80% 55 v/s t s settling to +0.1% (a v = +1) (a v = +1), v o = 2v step 120 ns bw -3db bandwidth 40 mhz gbwp gain-bandwidth product 22 mhz pm phase margin 52 cs channel separation f = 5mhz 110 db d g differential gain (note 3) r f = r g = 1k ? and v out = 1.4v 0.10 % d p differential phase (note 3) r f = r g = 1k ? and v out = 1.4v 0.11 notes: 1. measured over operating temperature range 2. slew rate is measured on rising and falling edges 3. ntsc signal generator used
el5412 fn7394 rev 1.00 page 5 of 8 december 22, 2004 typical performance curves figure 1. input offset voltage distribution figure 2. input offset voltage drift figure 3. input offset voltage vs temperature figure 4. input bias current vs temperature figure 5. output high voltage vs temperature figure 6. output low voltage vs temperature 200 quantity (amplifiers) input offset voltage (mv) 0 -12 500 400 100 300 -10 -8 -6 -4 -2 -0 2 4 6 8 10 12 v s =5v t a =25c typical production distortion input offset voltage drift, tcv os (v/c) 1 3 5 7 9 11 13 15 17 19 21 5 quantity (amplifiers) 0 25 15 20 10 v s =5v typical production distortion 1 2 input offset voltage (mv) temperature (c) 0 3 -50 -10 30 70 110 150 4 5 0 input bias current (a) -0.008 0.008 -0.004 -0.012 0.004 v s =5v temperature (c) -50 -10 30 70 110 150 4.94 4.95 output high voltage (v) 4.93 4.97 4.96 v s =5v i out =5ma temperature (c) -50 0 50 100 150 -4.95 -4.93 output low voltage (v) -4.97 -4.91 -4.92 -4.94 -4.96 v s =5v i out =-5ma temperature (c) -50 0 50 100 150
el5412 fn7394 rev 1.00 page 6 of 8 december 22, 2004 figure 7. channel separation vs frequency response typical performance curves -60 xtalk (db) -160 -120 -100 -80 -140 frequency (hz) 1k 10k 100k 1m 10m 30m measured channel a to d or b to c other combinations yield improved rejection v s =5v r l =1k ? a v =1 v in =110mv rms pin no. pin name pin function equivalent circuit 1 vouta amplifier a output circuit 1 2 vina- amplifier a inverting input circuit 2 3 vina+ amplifier a non-inverting input (reference circuit 2) 4 vs+ positive power supply 5 vinb+ amplifier b non-inverting input (reference circuit 2) 6 vinb- amplifier b inverting input (reference circuit 2) 7 voutb amplifier b output (reference circuit 1) 8 voutc amplifier c output (reference circuit 1) 9 vinc- amplifier c inverting input (reference circuit 2) 10 vinc+ amplifier c non-inverting input (reference circuit 2) 11 vs- negative power supply 12 vind+ amplifier d non-inverting input (reference circuit 2) 13 vind- amplifier d inverting input (reference circuit 2) 14 voutd amplifier d out put (reference circuit 1) v s+ gnd v s- v s+ v s-
el5412 fn7394 rev 1.00 page 7 of 8 december 22, 2004 applications information product description the el5412 voltage feedback amplifier is fabricated using a high voltage cmos process. it exh ibits rail-to-rail input and output capability, is unity gai n stable and has low power consumption (2.5ma per amp lifier). these features make the el5412 ideal for a wide range o f general-purpose applications. connected in voltage follower mode and driving a load of 2k ? , the el5412 has a -3db bandwidth of 40mhz while maintaining a 55v/s slew rate. the el5412 is a quad amplifier. operating voltage, input, and output the el5412 is specified with a single nominal supply voltage from 5v to 15v or a sp lit supply with its total range from 5v to 15v. correct operation is gua ranteed for a supply range of 4.5v to 16.5v. most el5412 specifications are stable over both the full supply range and operating temperatures of -40c to +85c. parameter variations with operating voltage and/or temperature are shown in the typical performance curves. the input common-mode vol tage range of the el5412 extends 500mv beyond the supply rails. the output swings of the el5412 typically extend to within 100mv of positive and negative supply rails wit h load currents of 5ma. decreasing load currents will extend the outp ut voltage range even closer to the suppl y rails. figure 8 shows the input and output waveforms for the device in the unity-gain configuration. operation is from 5v supply with a 1k ? load connected to gnd. t he input is a 10v p-p sinusoid. the output voltage is ap proximately 9.8v p-p . figure 8. operation with rail-to-rail input and output output current driving capability the el5412 will limit t he short-circuit current to 190ma if the output is directly shorted to the posit ive or the negative supply. if an output is shor ted indefinitely, the power dissipation could easily increa se such that the device may be damaged. maximum reliability i s maintained if the output continuous current never exceed s 65ma. this limit is set by the design of the internal metal interconnects. output phase reversal the el5412 is immune to phas e reversal as long as the input voltage is limited from v s - -0.5v to v s + +0.5v. figure 9 shows a photo of t he output of the device with the input voltage driven beyond the supply rails. although the device's output will not change phase, t he input's overvoltage should be avoided. if an input voltage exceeds supply voltage by more than 0.6v, electrostatic p rotection diodes placed in the input stage of the device begi n to conduct and overvoltage damage could occur. figure 9. operation with beyond-the-rails input power dissipation with the high-output drive capability of the el5412 amplifier, it is possible to exceed the 125c 'absolute-maximum junction temperature' under certain load current conditions. therefore, it is important to c alculate the maximum junction temperature for the applicat ion to determine if load conditions need to be modified f or the amplifier to remain in the safe operating area. the maximum power dissipation allowed in a package is determined according to: where: ?t jmax = maximum junction temperature ?t amax = maximum ambien t temperature ? ? ja = thermal resistance of the package ?p dmax = maximum power dissipation in the package the maximum power dissipation actually produced by an ic is the total quiescent supply current times the total power supply voltage, plus the power i n the ic due to the loads, or: when sourcing, and: when sinking. output input 5v 5v 10s v s =5v, t a =25c, a v =1, v in =10v p-p 1v 1v 10s v s =2.5v, t a =25c, a v =1, v in =6v p-p p dmax t jmax t amax C ? ja -------------------------------------------- - = p dmax ? iv ? s i smax v ? s +v out i ? i load i ? C + ?? = p dmax ? iv ? s i smax v ? out iv s - ? i load i ? C + ?? =
fn7394 rev 1.00 page 8 of 8 december 22, 2004 el5412 intersil products are manufactured, assembled and tested utilizing iso9001 quality systems as noted in the quality certifications found at www.intersil.com/en/suppor t/qualandreliability.html intersil products are sold by description on ly. intersil may modify the circuit design an d/or specifications of products at any time without notice, provided that such modification does not, in intersil's sole judgment, affect the form, fit or function of the product. accordingly, the reader is cautioned to verify that datasheets are current before placing orders. information fu rnished by intersil is believed to be accu rate and reliable. however, no responsib ility is assumed by intersil or its subsidiaries for its use; nor for any infrin gements of patents or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of intersil or its subsidiaries. for information regarding intersil corporation and its products, see www.intersil.com for additional products, see www.intersil.com/en/products.html ? copyright intersil americas ll c 2003-2004. all rights reserved. all trademarks and registered trademarks are the property of their respective owners. where: ? i = channel 1 to 4 ?v s = total supply voltage ?i smax = maximum supply cur rent per amplifier ?v out i = maximum output voltage of the application ?i load i = load current if we set the two p dmax equations equal to each other, we can solve for r load i to avoid device overheat. figure 10 and figure 11 provide a conveni ent way to see if the device will overheat. the maximum saf e power dissipation can be found graphically, based on the package type and the ambient temperature. by using t he previous equation, it is a simple matter to see if p dmax exceeds the device's power derating curves. to ensure prope r operation, it is important to observe the recommended derating curves shown in figures 10 and 11. figure 10. package power dissipation vs ambient temperature figure 11. package power dissipation vs ambient temperature unused amplifiers it is recommended that any unused amplifiers be configured as a unity gain follower. the inverting input should be directl y connected to the out put and the non-inver ting input tied to the ground plane. power supply bypassing and printed circuit board layout the el5412 can provide gain at high frequency. as with any high-frequency device, good pri nted circuit board layout is necessary for optimum performance. ground plane construction is highly recommended, lead lengths should be as short as possible and the po wer supply pins must be well bypassed to reduce the risk of oscillation. for normal single supply operation, where the v s - pin is connect ed to ground, a 0.1f ceramic capacitor should be placed from v s + to pin to v s - pin. a 4.7f tantalum c apacitor should then be connected in parallel, placed in the region of t he amplifier. one 4.7f capacitor m ay be used for multiple devices. this same capacitor combination should be placed at each supply pin to ground if split supplies are to be used. jedec jesd51-7 high effective thermal conductivity test board - htssop exposed diepad soldered to pcb per jesd51-5 3.5 3 2.5 1.5 1 0.5 0 0 255075100 150 ambient temperature (c) power dissipation (w) 125 85 2 2.632w ? j a = 3 8 c / w h t s s o p 1 4 100 max t j =125c ? j a = 1 0 0 c / w 1.0w t s s o p 1 4 400 800 power dissipation (mw) 0 1200 1000 600 200 package mounted on a jedec jesd51-3 low effective thermal conductivity test board 606mw ? j a = 1 6 5 c / w t s s o p 1 4 max t j =125c 50 150 ambient temperature (c) 100 025 75 125 85 694mw ? j a = 1 4 4 c / w h t s s o p 1 4
|
